View ES5108F_401549.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CYRUSTEK CO.
Features
Analog to digital converter. Frequency counter.
Frequency counter, auto range from 2KHz to 20MHz Low battery detector.
Description
The ES5108 is design for 3 1/2-Digit Digital Multimeter which combines an integrated A/D converter, MAX/MIN, hold, short circuit beeper, low battery detector, a frequency counter, and serial data output. A 'HOLD' input allows the ES5108 to hold the current A/D readout or frequency readout. The frequency counter is auto-ranging from 2KHz to 20MHz over a five decade range with KHz and MHz annunciators. Short circuit beeper will sound whenever the readout is less than 30 after enabling the short circuit beeper. This feature is useful in detecting short circuits without watching the LCD. The ES5108 provides 3 independent decimal point driving pins for the manufacturer to determine which decimal point or unit is display, the 3 decimal point drivers are built-in ES5108.
Display hold and Max/Min.
Triplex LCD display.
Full 3 1/2-Digit Display.
Annunciators--Hold, Max/Min, MHz, Low-bat, Continuance.
KHz,
1 annunciator drive pin for unit display.
3 decimal point drivers with 3 independent control pins.
Polarity driver.
Displays "OL" for input over range.
Provides serial data output.
Guaranteed zero reading with zero input.
True polarity indication for precision null detection.
Application
Digital panel meters, digital multimeters, thermometers, capacitance meters, pH meters, photometers, etc.
Convenient 9V battery operation.
Low noise A/D converter:
1
Short circuit beeper.
Low linearity error.
(c)(c) |
Multi-function measurement system :

ES5108 3 1/2 Digit
ADC with serial output
Differential inputs, 1pA bias current. Differential reference for ratiometric ohms. On-chip voltage reference, drift. C
July 4, 2002
0G ) " 1 13 ')" 8( & 1 ) 3 # ' F E 1 0 3 ' F E &1FF8E ) " 113 ) ' 4 #' " 1 % UTSR QPIH ) " 1 13 ')" 8( & )"1)1% 6&1)) E $ "
%
& 1 0 ' & %B &1 &) &1FF8E 3 & 1 0' & % ) ' 4 #' " 1 %
&
) & 4 # " % 7 2 14
%
7 )% 1 0' & % &
3 & 1 0' & % 6 4 3' % %" 5 1 4' & ) & ) ' " 8 V72 V7# )E $
) ' " 3 2" "
W
' #
5#
Block Diagram
CYRUSTEK CO.
2
ADC with serial output
ES5108 3 1/2 Digit
July 4, 2002
7 2 14 &1) 8 " 6" 1 8D1&( ! ' ! & ) 8 ) 8 4 ' 6" 1 8D1&( %3 2" " & 1 ) & 1 0 " %@ )' !' % CB A @ 9 1 ) 8 4 ' ! 1" 1&1(1& 1! ) 0 !
&1) 8 " ) 84) 8 )% ' & 1 3
1" 1&1(1& ' ) 1 & 1 ( (' % 1! ) 0 ) (' & % $
## "
!
## "
W
6 4 3' % % " 5 1 4' & ) W
%
7 )%
CYRUSTEK CO.
Pin Assignment
1 QFP-48pin
48 47 46 45 44 43 42 41 40 39 38 37 VREFVREF+ DGND OSC3 OSC2 OSC1 INT FREQ/VOLT V+ CONT/-/MHz B4/C4/DP3 KHz/F3/E3 1 2 3 4 5 6 7 8 9 10 11 12 36 35 34 33 32 31 30 29 28 27 26 25 CLK BZINS BZOUT LB HOLD MAX RESET DP3 DP2 DP1 ANNUNC DINT
13 14 15 16 17 18 19 20 21 22 23 24
A3/G3/D3 B3/C3/DP2 HOLD/F2/E2 A2/G2/D2 B2/C2/DP1 MAX/F1/E1 A1/G1/D1 B1/C1/BAT COM1 COM2 COM3 FREQ-IN
3
CREF+ CREFANA-COM VIN+ VINCAZ VBUFF VINT VEOC BZINN SDO

ES5108 3 1/2 Digit
ADC with serial output
ES5108F
July 4, 2002
CYRUSTEK CO.
2 SSOP-48pin
FREQ/VOLT V+ CONT/-/MHz MIN/B4C4/DP3 KHz/F3/E3 A3/G3/D3 B3/C3/DP2 HOLD/F2/E2 A2/G2/D2 B2/C2/DP1 MAX/F1/E1 A1/G1/D1 B1/C1/BAT COM1 COM2 COM3 FREQ-IN DINT ANNUNC DP1 DP2 DP3 RESET MAX/MIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

ES5108 3 1/2 Digit
ADC with serial output
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25
INT OSC1 OSC2 OSC3 DGND VREF+ VREFCREF+ CREFANA-COM VIN+ VINCAZ VBUFF VINT VEOC BZINN SDO CLK BZINS BZOUT LB HOLD
ES5108S
4
July 4, 2002
CYRUSTEK CO.
Pin Description
Pin No. 1 2 3 4 5 6 7 8 Symbol VREFVREF+ DGND OSC3 OSC2 OSC1 INT FREQ/VOLT Type O I
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
V+ CONT/-/MHz B4/C4/DP3 KHz/F3/E3 A3/G3/D3 B3/C3/DP2 HOLD/F2/E2 A2/G2/D2 B2/C2/DP1 MAX/F1/E1 A1/G1/D1 B1/C1/BAT COM1 COM2 COM3 FREQ-in DINT ANNUNC
P O O O O O O O O O O O O O O I O O
27 28 29 30
DP1 DP2 DP3 RESET
I I I I I I O O I I O
This table is for ES5108F
YY
31 MAX 32 HOLD 33 LB 34 BZOUT 35 BZINS 36 CLK 37 SDO continued on next pageY
5
X
ES5108 3 1/2 Digit
ADC with serial output
Description Low differential reference input connection. High differential reference input connection. Pull high to V+ all LCD segments will be activated. Crystal oscillator connection.(RC) Crystal oscillator connection.(input) Crystal oscillator connection.(output) Integration status flag. Frequency counter/voltage measurement select pin. Connecting to V+ will enable the frequency counter, connecting to TEST1 or open will execute voltage measurement. This pin is internally pull down to TEST1. Positive supply voltage. LCD segment drive. (Continuity., polarity, MHz) LCD segment drive. (B4, C4, decimal point3) LCD segment drive. (KHz, F3, E3) LCD segment drive. (A3, G3, D3) LCD segment drive. (B3, C3, decimal point2) LCD segment drive. (Data Hold, F2, E2) LCD segment drive. (A2, G2, D2) LCD segment drive. (B2, C2, decimal point 1) LCD segment drive. (Max, F1, E1) LCD segment drive. (A1, G1, D1) LCD segment drive. (B1, C1, low battery) LCD common drive#1. LCD common drive#2. LCD common drive#3. Frequency counter input pin. De-Integration status flag. Square wave output at the LCD backplane frequency, synchronized to COM1. Connecting an LCD segment to ANNUNC pin turns it on; connecting to backplane turns it off. 1st decimal point selection input for voltage measurement, internally pulled-down to TEST1. 2nd decimal point selection input for voltage measurement, internally pulled-down to TEST1. 3rd decimal point selection input for voltage measurement, internally pulled-down to TEST1. Reset input pin. Connecting to V+ will cancel both MAX/MIN and Hold functions. MAX input pin. Pulse to V+ to enable MAX function. Hold input pin. Connecting to V+ for hold function. Low battery flag. Pull high if low battery. Piezo buzzer output. Driving a buzzer at 2.5KHz audio frequency. Buzzer control slave input. External clock input pin for serial data accessing. Serial data output pin.
July 4, 2002
CYRUSTEK CO.
continued from previous page Pin No. Symbol Type 38 BZINM I 39 EOC O 40 VP 41 VINT 42 VBUFF 43 CAZ 44 VINI 45 VIN+ I 46 ANA-COM O 47 CREF48 CREF+ Note: 1. -/MHz for ES5108S
Absolute Maximum Ratings
Characteristic Supply Voltage (V+ to V-) Analog Input Voltage (either input) Reference Input Voltage (either input) Clock Input Power Dissipation(plastic package) Operating Temperature Storage Temperature Lead Temperature (soldering, 10sec) Rating 12V V+ to VV+ to VDGND to V+ 800mW C to C C to C C
Electrical Characteristics
Parameter DC Characteristics Zero Input Reading Ratiometric Reading Linearity (Max. deviation from best straight line fit) Roll-over Error Common Mode Rejection Ratio Low battery flag Noise Input Leakage Current Zero Reading Drift Symbol - - - - - - - - - Test Condition , fullscale=200.0mV =r , =100mV full-scale=200mV or full-scale=2.000V =b 200.0mV = 1V,r =0V Full-Scale=200.0mV V+ to V, fullscale=200.0mV Min. -000.0 999 -1 -1 - 6.6 - - - Typ. Max. +000.0 1000 1 +1 - 7.2 - 10 1 Units Digital Reading Digital Reading Counts Counts V/V
999/1000
C
C
YY a
continued on next pageY
6
,
1 0.2
6.9 15
h Y
qY
qY
pi | db c
hq c hfe g|
h
cdbgff ed w us vtr hw vs r u
us v
Y w us h yxvtr
h
ur s

w
tr u vs r
ur vs e
r
us vtr
YY aY
ES5108 3 1/2 Digit
ADC with serial output
Description Buzzer control master pin. End of conversion indicator. Negative supply voltage. Connecting to battery negative terminal. Integrator output. Integration register connection. Auto-zero capacitor connection. Analog low input signal. Analog high input signal. Set the common-mode voltage for the system. Negative capacitor connection for on-chip A/D converter. Positive capacitor connection for on-chip A/D converter.
50
V Vp-p pA V/ C
July 4, 2002
CYRUSTEK CO.
continued from previous page Parameter Symbol Analog COMMON Voltage - (with respect to Vh ) Analog COMMON Temperature Cofficient Segment Drive Voltage Back plane Drive Voltage Supply Current (Does not include COMMON current) Frequency counter input level
-
AC Characteristics Characteristics Symbol Min. LCD display frequency - Operating frequency - Buzzer drive frequency - FREQ-IN Waveform Rising Time - FREQ-IN Waveform Falling Time - FREQ-IN Waveform Pulse Width 17 Clock Delay Time 1 Data Set-up Time - EOC Pulse Width - Clock Pulse Width 500 MAX/MIN duration 0.8 MAX/MIN and HOLD Keys Key debounce time - Key hold time 50 Typ. 167 40 2.5 - - - - - - - - 32 - Max. - - - 20 20 - 5000 500 10 - - 38 - Unit Hz KHz KHz ns ns ns s ns ms ns sec ms ms
7
July 4, 2002
Input terminals : BZINM, BZINS, MAX/MIN, HOLD, RESET, FREQ/VOLT, CLK, DP1, DP2, DP3 Input logic high voltage - - - - DGND Input logic low voltage +1.5 Pull down current - = - 5 -
g h|e h Yi
g h| Yi e h
~ } hpvyqo z x v u r po {ywtsq
-
mnr m nr
- - -
lk c
h
uvs r hjr hjr h jr
qo
a w y w pw a
w
Test Condition 25Ki Between Common and Positive Supply 25Ki Between Common and , C TA C to =9V to =9V =0V Min. 2.8 - 4 4 -
YY aY
ES5108 3 1/2 Digit
ADC with serial output
Typ. 3.0 Max. 3.2 Units V
60
75
ppm/ C
5 5 1.2 -
6 6 1.6 - DGND +1.5
V V mA V
V
A
CYRUSTEK CO.
3 Timing Waveforms
Functional Description
1 Analog Common
The Common pin is used to set the common-mod voltage for the system in which the input signals are floating with respect to the power supply of the ES5108. In most of the applications, VIN-, VREF- and COMMON pins are tied to the same point, so that the common mode voltage can be removed from the reference system and the converter. In some applictions, VIN- may not at the same point with COMMON and thus a common mode voltage exists in the system, The high CMRR(86db typical) of the ES5108 can take care of this common mode voltage. Nevertheless, it should be care to prevent the output of the integrator from saturation. The COMMON pin is also used as a voltage reference. It sets a voltage of around 2.9 volts more negative than the positive supply. The COMMON voltage of ES5108 has a low output impedance of typical. The analog COMMON is tied internally to an N-channel FET capable of sinking 30mA. This FET will hold the COMMON voltage at 2.9 volts when an external load attempts to pull the COMMON voltage toward the positive supply. The source current of COMMON is only 10 A, so it is easy to pull COMMON voltage to a more negative voltage with respect to the positive supply. When the total supply voltage is large enough to cause the zener to regulate(>7V), the COMMON voltage will have a low temperature coefficient typically less than C. This voltage can be used to generate the ES5108 reference voltage and anexternal voltage reference will be unnecessary in most cases.
8
AA OO A * A
ig i
*
AAA
Oh| (c)(c)
*
| (R)
N * N I *I I CAE
AAA
I E E E E E CAE
(c) | (c) (R) (c) |
AA * *
(c) (c) A A 3/4 | 1/2 1/4
OA *
A*
* EEI E I EEE
ES5108 3 1/2 Digit
ADC with serial output
July 4, 2002
CYRUSTEK CO.
2 Reference Voltage
For a 1000 counts reading, the input signal must be equal to the reference voltage. As a result, it requires the input signal be twice the reference voltage for a 2000 counts full-scale reading. Thus, for the 200.0mV and 2.000V full-scale, the reference voltage should equal 100.0mV and 1.000V, In some applications the full-scale input voltage my be other than 200mV or 2V, but 600mV. For example, the reference voltage should be set to 300mV and the input signal can be used directly without being divided. The differential reference can be used during the measurement of resistor by the ratiometric method and when a digital 0. A compensating offset voltage can be applied between COMMON and VIN- and reading of zero is desired for the voltage of being measured is connected between COMMON and VIN+.
3
System Timing
The oscillator frequency is divided by four prior to clocking the internal decade counters. The signal integrate takes a fixed 1000 counts time period which is equal to 4000 clock Pulses. The backplane drive signal is derived from dividing clock frequency by 240. To make a maximum rejection of line frequency(60Hz or 50Hz)noise pickup, the signal integrate period should be a multiple of the line frequency period. For 60Hz-noise rejection, oscillator frequencies of 120KHz, 80KHz, 60KHz, 48KHz, 40KHz, etc. should be selected. For 50Hz rejection, oscillator frequencies of 100KHz, 50KHz, 40KHz, etc. would be suitable.
4
Integrating Resistor
The input buffer amplifier and integrator both have class A output stage with 100 A of quiescent current and can supply 20 A drive currents with negligible linearity errors. The integrating resistor should be chosen to remain in the output stage linear drive region. It should be noticed that the integrating resistor should not be so large such that the leakage currents of printed circuit board will induce errors. For a 200mV full-scale the recommended integrating resistor value is 47K and for 2V full-scale is 470Ki .
5
Integrating Capacitor
The integrating capacitor should be selected to maximize integrator output voltage swing without causing output saturation. If the analog COMMON is used as voltage reference, a 2V full-scale integrator output swing is satisfactory. For is suggested. When different oscillator frequencies are used, 3 readings/second (48KHz clock) a 0.22 F value of must be changed in inverse proportion to maintain the nominal 2V integrator swing. The integrating capacitor should have low dielectric absorption to minimize roll-over error. An inexpensive polypropylene capacitor will work well.
6
Auto-Zero Capacitor
The auto-zero capacitor size has some influence on system noise. A 0.47 F capacitor is recommended for 200mV full scale where noise is very important. A 0.047 F capacitor is adequate for 2V full-scale applications. A mylar type dielectric capacitor is adequate.
7
Reference Voltage Capacitor
When VIN- is tied to analog COMMON, a 0.1 F capacitor adequate to be the reference capacitor. If a large common-mod voltage exists and the application requires a 200mV full scale, a larger value is required to prevent roll-over error. A 1.0 F capacitor will hold the roll-over error to 0.5 count. 9
July 4, 2002
Y U
fo U
i
U U Uq U
For all ranges of frequency 48KHz clock (3reading/second),
should be 100K , =100PF.
Ow x O U
i fo U
ES5108 3 1/2 Digit
ADC with serial output
is selected from the approximate equation f 0.45/RC. For
CYRUSTEK CO.
8 TEST
. Thus TEST may be used The TEST pin is tied to the internally generated digital supply. It's potential is 5V less than as the negative power supply connection for externally generated segment drivers. If TEST is pulled low to all segments plus the minus sign will be activated and the display should read -1888. For such operation, the segment has a constant DC voltage and may destroy the LCD display if left in this mode for several minutes.
9
Frequency Counter
The ES5108 provides 2KHz to 2MHz five-decade auto-range frequency counter. In the counter mode, pulses at the FREQ-IN will be counted and displayed. The frequency counter derives its time base from the clock oscillator and gets one readout persecond. The frequency counter accuracy is determined by the oscillator accuracy. For accurate frequency measurement, a 40KHz quartz crystal oscillator is recommended. The decimal points are automatically set to frequency mode.See following table : FREQ-IN 0KHz to 1.999KHz 2.0KHz to 19.99KHz 20KHz to 199.9KHz 200KHz to 1999KHz 2.0MHz to 19.99MHz 20MHz or more Decimal point Annunciator DP3 KHz DP2 KHz DP1 KHz NONE KHz DP2 MHz DISPLAY "OL"
10
Hold, MAX and MAX/MIN
"Hold" function will hold the current readout and converter operation. "MAX" function in ES5108F will display the maximum value. "MAX/MIN" function in ES5108S has two mode : MAX and MIN. When the MAX/MIN is pressed for the first time, the meter displays the maximum value. When the MAX/MIN is pressed again, the meter displays the minimum value. The meter returns to normal mode if the MAX/MIN is pressed more then one seconds.
11
Serial data output
the ES5108 provides serial data output for use in connection with microcontrollers. During this operation, ES5108 uses CLK, SDO and EOC pins. The following is the timing diagram of this connection. The EOC pin will be pulled HIGH at the end of conversion and the content of serial output data buffer will update simultaneously. The waveform of EOC pin will go LOW as soon as CLK pin receives clock signal.Otherwise the EOC pin will stay HIGH and then go LOW in 10ms. Serial data output format : D15 LSB D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 MSB
1. Voltage Mode : (a) D0(Polarity) : '1' for '+' and '0' for '-' (b) D1(MSD) : '1' for MSD = 1 and '0' for MSD = 0 (c) D2 to D5 for 3rd LSD(from 0000 to 1001). (d) D6 to D9 for 2nd LSD(from 0000 to 1001). (e) D10 to D13 for 1st LSD(from 0000 to 1001). (f) D14 and D15 for decimal points bits : '00' for none, '01' for DP1, '10' for DP2, '11' for DP3. 10
July 4, 2002
h
m a
ES5108 3 1/2 Digit
ADC with serial output
CYRUSTEK CO.
2. Frequency Mode (a) D0(KHz/MHz) : '1' for MHz and '0' for KHz. Special data format Items Initial state(0000) Positive Overflow(OL) Negative Overflow(-OL) D15...D6 Random and don't care Random and don't care Random and don't care D5 1 0 0 D4 1 0 0 D3 1 1 1
12
LCD Segment Drivers
The ES5108 drives a triplex LCD with three commons. This LCD includes 3 1/2-digits, three decimal, points polarity sign and annunciators for peakhold, data-hold, continuity, frequency and low battery. The following figure indicates the assignments of the display segments to the commons and segment drive lines. 12.1 ES5108F COM1 CONT B4 KHz A3 B3 HOLD A2 B2 MAX A1 B1 COM1 - - COM2 - C4 F3 G3 C3 F2 G2 C2 F1 G1 C1 - COM2 - COM3 MHz DP3 E3 D3 DP2 E2 D2 DP1 E1 D1 BAT - - COM3
Pin No. 10 11 12 13 14 15 16 17 18 19 20 21 22 23 12.2
ES5108S COM1 CONT MIN KHz A3 B3 HOLD A2 B2 MAX A1 B1 COM1 - - COM2 - B4/C4 F3 G3 C3 F2 G2 C2 F1 G1 C1 - COM2 - COM3 MHz DP3 E3 D3 DP2 E2 D2 DP1 E1 D1 BAT - - COM3
Pin No. 3 4 5 6 7 8 9 10 11 12 13 14 15 16
D2 1 1 1 11
ES5108 3 1/2 Digit
ADC with serial output
D1 1 1 1
D0 1 1 0
July 4, 2002
CYRUSTEK CO.
The LCD waveform is as follows
The annunciator output is a square wave running at the LCD backplane frequency (ex. 167Hz for =40KHz.) The pkpk amplitude is equal to (V+ -DGND.) Connecting an annunciator of the LCD to the ANNUNC pin turns the annunciator on; connecting it to common turns it off.
12
July 4, 2002
uey auau auau u
uey auau auau u
uey auau auau u
uey auau auau u
uey auau auau u
uey auau a uau u
ueyu auauu auauu uu
uey auau auau u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u

ooa i o n e i i i i i e ee c
o o a ion e o i o o i o / e a io n a a a a o o e ii i i i o
a aaa
aeeeec
ae aaa
a aaa
e a i o n e o i o o i o / o o a io n ae a a a o o e ii i i i o
e a e i i i i i e ee c

ES5108 3 1/2 Digit
ADC with serial output
CYRUSTEK CO.
Test Circuit
1M ANALOG INPUT + RINT 0.01uF 44 VIN+ 45
43
42
41
CINT
CAZ
-
48 47
CREF+
VIN-
VBUFF
46 ANA-COM 24K 1K 1 VREF2 VREF+ 9 V+ 100pF 40 V4 OSC3 5 OSC2 6 OSC1
CREF-
CAZ
VINT
+
9V
100K
10
23
LCD DISPLAY
13
26

ES5108 3 1/2 Digit
ADC with serial output
0.1uF
DGND PIEZO BUZZER
TEST 3 BZOUT 34 BZINS 35 32 HOLD MAX 31
ES5108F
1nF RESET DP3 DP2 DP1 30 29 28 27
LCD DRIVER
ANNUNC
July 4, 2002
CYRUSTEK CO.
Application Circuit
1M ANALOG INPUT + RINT 0.01uF 44 VIN+ 45
43
42
41
CINT
CAZ
-
48 47
CREF+
VIN-
VBUFF
46 ANA-COM 24K 1K 1 VREF2 VREF+ 9 V+ 40 V5 40 KHz Crystal 220pF Fin (FREQUENCE) (VOLTAGE)OPEN 24 FREQ-IN 22M 6 OSC1 OSC2 FREQ/VOLT
CREF-
CAZ
VINT
+
9V
26 ANNUNC
36 CLK
LCD DRIVER 10 23
37 SDO 39 EOC

ES5108 3 1/2 Digit
ADC with serial output
0.1uF
DGND PIEZO BUZZER
TEST 3
BZOUT 34 BZINM 38 BZINS 35 HOLD 32 MAX RESET DP3 DP2 DP1 31 1nF 30 29 28 27
ES5108F
4/8-BIT uC
LCD DISPLAY
14
July 4, 2002
CYRUSTEK CO.
Packaging
1
HD D 48 37
1
12
25
13 e b
24
HE
ES5108F
E
GE
GD c
A1
A2
A
See Detail F Seating Plane Symbol A A1 A2 b c D E e GD GE HD HE L L1 y Dimensions in inches 0.089 Max 0.004 Min 0.079 + 0.004 0.013 + 0.004 - 0.002 + 0.004 0.006 -0.002 0.394 + 0.002 0.394 + 0.002 0.030 + 0.006 0.524 Nom 0.524 Nom 0.590 + 0.008 0.590 + 0.008 0.067 + 0.004 0.098 + 0.004 0.006 Max. 0 - 15 Dimensions in mm 2.25 Max 0.10 Min 2 + 0.10 0.10 0.33 + 0.05 + 0.10 0.15 0.05 10.0 + 0.05 10.0 + 0.05 0.75 + 0.15 13.3 Nom 13.3 Nom 15.00 + 0.20 15.00 + 0.20 1.70 + 0.10 2.50 + 0.10 0.15 Max 0 - 15
Note : 1. Dimensions D&E do not include resin lins. 2. Dimensions G D Eare for PC Board surface mount pad pitch design reference only. &G

ES5108 3 1/2 Digit
ADC with serial output
QFP 48pin
unit : inches/mm
36
GD
DY
L L1
Detail F
15
July 4, 2002

▲Up To Search▲

Price & Availability of ES5108F

	To Download ES5108F Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .